We developed a versatile integrated control and readout instrument for experiments with superconducting quantum bits (qubits), based on a field-programmable gate array (FPGA) platform. Using this platform, we perform measurement-based, closed-loop feedback operations with 428 ns platform latency. The feedback capability is instrumental in realizing active reset initialization of the qubit into the ground state in a time much shorter than its energy relaxation time T 1 . We show experimental results demonstrating reset of a fluxonium qubit with 99.4 % fidelity, using a readout-and-drive pulse sequence approximately 1.5 µs long. Compared to passive ground state initialization through thermalization, with the time constant given by T 1 = 80 µs, the use of the FPGA-based platform allows us to improve both the fidelity and the time of the qubit initialization by an order of magnitude.
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The control of superconducting quantum bits (qubits) [1] [2] [3] [4] [5] relies on the ability to read out their state with high precision and apply custom pulses, conditioned on the result of the readout, on a time scale much shorter than the qubit lifetime T 1 . For the same signal integration time, the readout fidelity can be increased significantly using Josephson parametric amplifiers (JPAs) [6] [7] [8] [9] . The rapid signal processing and decision taking, on the other hand, requires custom hardware based on field-programmable gate arrays (FPGAs), as recently demonstrated in Refs. [10] [11] [12] .
Here we present a versatile FPGA-based control and readout platform for experiments with superconducting qubits, which enables fast (compared to T 1 ) feedback loops to control qubits depending on their state. This type of dynamical and conditional control sequences provides the basis for experiments and algorithms relevant for quantum computation, such as active reset [10] or quantum error correction [12] .
To perform such closed loops, we employ measurementbased feedback where the qubit, dispersively coupled to a readout resonator [13, 14] , is first projected by an initial quantum non-demolition measurement [15] [16] [17] onto its ground or excited state, |0 or |1 , respectively. The result of this measurement is evaluated in real-time on our platform, by separating the plane of the in-phase and quadrature (IQ) components of the readout resonator response signal in two semiplanes, one attributing the measurement outcome to state |0 , the other to state |1 . This is achieved by performing linear discriminant analysis which, in case of symmetric and stateindependent noise on the response signal, represents also the optimal Bayesian classifier [18] . Based on the result, different pulse sequences can follow to further manipulate the qubit. * Corresponding author: richard.gebauer@kit.edu An important figure of merit is the response time or feedback latency of the platform. In the current state of development we report a platform latency of 428 ns. This starts to be advantageous in state preparation protocols for typical superconducting qubits, with energy relaxation times T 1 exceeding tens of microseconds. The response time is defined as the delay between the last sample of the readout pulse entering the platform and the first sample of the output pulse, which is conditioned on the acquired information. It is platform-specific and therefore does not include experimental parameters such as the propagation delay through the microwave lines connecting to the cryogenic setup, or the duration of the readout pulse. The response time is solely determined by internal delays of the electronics. The main contributions are given by the conversion from the analog to the digital domain and back, as well as by decimation and interpolation filters used to reduce the sample rate in the digital domain. We estimate that latencies as low as 150 ns are possible with an optimized platform design.
Currently, the platform consists of a Xilinx Zynq UltraScale+ RFSoC ZCU111 Evaluation Board with a XCZU28DR-2FFVG1517E chip. It integrates the FPGA, two processors, eight 6.554 GSPS 14 bit digital-to-analog and eight 4.096 GSPS 12 bit analog-to-digital converters. Our FPGA firmware runs at a clock speed of 125 MHz and handles signals at a sample rate of 500 MSPS. Input and output signals are decimated and interpolated from and to 4 GSPS, which is the sample rate at which the converters operate. The platform has four output channels, designed to operate as two IQ pairs, one intended for qubit manipulation pulses and one for the readout. The platform further provides two input channels to acquire the readout pulses which passed through the experimental setup. Here, we use them to digitize the signal and reference from an interferometer setup (see experimental 
Interferometer setup with custom FPGA-based platform for time-domain experiments. The platform offers two IQ channels to generate shaped pulses for the readout and manipulation of the sample. In this setup, only one quadrature of the readout pulse is used. The frequencies of the pulses are f IF = 62.5 MHz and 80 MHz, respectively. By using a single side-band mixer for the readout and an IQ mixer for the manipulation pulse, the microwave signals are upconverted to the desired resonator and qubit frequencies f r and f 01 , respectively. The readout pulse is split before the cryostat input. One branch is directly downconverted and used as reference by the platform. The other branch of the signal is routed through the cryogenic measurement setup, after which it is amplified, downconverted and digitized at the signal input of the platform. From the evaluation of these two signals on the platform we obtain the I and Q components. schematics in Fig. 1 ). In our case, single side-band mixers are employed and the readout pulse is split after upconversion. One branch is directly downconverted and serves as the reference signal. The other branch passes through the cryostat and is modulated by the sample before being downconverted as well. After digitization, the FPGA first compensates the different cable delays by delaying the reference signal, according to an initial calibration. It then extracts the I and Q components by interfering the signal with the analytic representation [19] of the reference. This is achieved by multiplying the signal point-wise with the reference resulting in a value for the I component. In a separate multiplication to obtain the Q component, the reference is first shifted by π/2. For intermediate frequencies close to f IF = 62.5 MHz, this corresponds to a shift of two samples on the FPGA. Afterwards the two products are summed up for a recording time of 800 ns corresponding to the duration of the readout pulse. The obtained values for the I and Q components of the signal are then evaluated in order to infer the state of the qubit. Acquisition, IQ calcula- tion, as well as qubit state estimation can run continuously, in parallel and in a pipelined manner. By offering the possibility to continue with a different pulse sequence after each qubit state estimation, the platform allows the user to react to this state in real-time. For example, one of the most basic protocols employing this capability is to initialize the state of the qubit on the fly. Indeed, high-fidelity and rapid state initialization become an essential prerequisite for almost any experimental sequence as the coherence properties of superconducting qubits improve [20] [21] [22] [23] [24] [25] [26] . Generally speaking one can opt to perform either an autonomous stabilization sequence [27, 28] , or to use active reset to initialize the qubit state within a few microseconds, significantly faster than the thermalization time.
To test the feedback capabilities of our platform, we perform active reset on a superconducting granular aluminum fluxonium qubit [21] dispersively coupled to a readout cavity. We start by measuring the qubit state with relatively long readout pulses of 800 ns, boosted by a dispersion engineered Josephson junction array parametric amplifier (DJJAA) [8] . The state is encoded in the amplitude and phase of the cavity response signal due to the dispersive frequency shift [13, 14] of the cavity. From this information (which is represented in the IQ-plane) the qubit state is estimated. If the platform detects the excited state |1 , a π pulse is executed to rotate it to the ground state |0 . If state |0 is recognized, no π pulse follows. Thereby, after the operation, the qubit is prepared in its ground state.
We report reset fidelities up to 99.4 %. The fidelity is determined by first letting the qubit thermalize and then performing the active reset operation followed by an additional readout to characterize the resulting state. The probability to end up in the ground state |0 after the reset is equivalent to the fidelity of the active reset operation. Histograms of the response in the IQ-plane of the cavity coupled to the fluxonium qubit, before and after the active reset operation, are shown in Fig. 2 . Each histogram comprises one million single-shot measurements and was directly obtained by the platform. The dispersive frequency shift of the cavity makes the two states distinguishable and allows us to directly extract the qubit state population from the histograms.
In thermal equilibrium, right before the operation, a |1 state population of 11.7 % is obtained. Considering the transition frequency f 01 = 1.26 GHz of the fluxonium qubit at the flux and T 1 sweet spot [26] , this population corresponds to an effective temperature of 30.0 mK, comparable to the temperature of the cryostat mixing chamber. Directly after the reset operation, the |1 state population is only 0.6 %. We thereby achieved an effective cooling of the qubit to 11.9 mK. The achieved reset fidelity is limited by the experimental setup and choice of parameters, setting the state discrimination in the IQ-plane. The Bayesian error alone places an upper bound of 99.5 % fidelity.
To summarize, our FPGA-based platform enables qubit ground state initialization with 99.4 % fidelity, using a sequence approximately 1.5 µs long, out of which only 428 ns account for the intrinsic platform latency. Future efforts will focus on reducing this platform latency down to 150 ns, and operating at larger readout powers, which should increase the qubit state separation and decrease the readout pulse duration below 100 ns [29] . 
